EC901 Modeling and Design of High-Speed VLSI Interconnects

Course Name: 

EC901 Modeling and Design of High-Speed VLSI Interconnects



Credits (L-T-P): 

(4-0-0) 4


Course Description: Detailed study of various problems in modeling and design of high-speed VLSI interconnect at both IC and packaging levels, including device and interconnect modeling, interconnect topology optimization for delay minimization, wire sizing and device sizing for both delay and performance optimization, and clock network design for high performance systems. Noise issues and reliability


William J. Dally, John W. Poulton, "Digital Systems Engineering, "Cambridge University Press 1999
Howard Johnson, Martin Graham, "High-Speed Digital Design" A handbook of black magic, "Prentice Hall 1993.
Recent publications from IEEE, IEICE and ACM Journals


Electronics and Communication Engineering(ECE)

Contact us

Prof. N. Shekar V. Shet, Proffessor and Head, 
Department of ECE, NITK, Surathkal
P. O. Srinivasnagar,
Mangalore - 575 025 Karnataka, India.

Connect with us

We're on Social Networks. Follow us & get in touch.